Backend
AMD openSIL Achieves Its Production Goal With 6th Gen EPYC "Venice"
Phoronix0 views
Since 2023 I and many open-source advocates have been very eager for AMD's openSIL project for delivering open-source CPU silicon initialization as a replacement to the traditional AGESA code. With Zen 5 there was proof-of-concept support that we have enjoyed with Coreboot on an MSI Ryzen motherboard and a Gigabyte EPYC server motherboard thanks to the Coreboot-based Dasharo ports by 3mdeb. The goal for production readiness was for Zen 6, but with this week's EPYC 9006 SP7 announcement the openSIL topic wasn't touched on. So I asked around...
Source:https://www.phoronix.com/news/AMD-openSIL-Venice-GoalPreviousThere's 50% off Criterion Collection 4K Blu-rays — here are my 9 picksNextKDE Frameworks 6.32 Released With That Fix For USB File Transfer Notifications
Related posts

Cuando la comunidad se encuentra, la tecnología deja huella: así se vivió el AWS Student Community Day 2026 en el IPN, CDMX.
0dev.to
Google Custom Search API is closing. Here's a drop-in replacement
0dev.to
What the free plans of 11 automation and AI-agent tools actually include (Nov 2026)
0dev.to
How to Build Private Retrieval for Financial Research Dashboards: A Cost-Aware Playbook
0dev.to
Transpiling Ansible to Python: it's all about the library
0dev.to

Idle rpg updates from a two-day honesty sweep
0dev.to