Backend
AMD openSIL Achieves Its Production Goal With 6th Gen EPYC "Venice"
Phoronix0 views
Since 2023 I and many open-source advocates have been very eager for AMD's openSIL project for delivering open-source CPU silicon initialization as a replacement to the traditional AGESA code. With Zen 5 there was proof-of-concept support that we have enjoyed with Coreboot on an MSI Ryzen motherboard and a Gigabyte EPYC server motherboard thanks to the Coreboot-based Dasharo ports by 3mdeb. The goal for production readiness was for Zen 6, but with this week's EPYC 9006 SP7 announcement the openSIL topic wasn't touched on. So I asked around...
Source:https://www.phoronix.com/news/AMD-openSIL-Venice-GoalPreviousThere's 50% off Criterion Collection 4K Blu-rays — here are my 9 picksNextKDE Frameworks 6.32 Released With That Fix For USB File Transfer Notifications
Related posts

Why pay for free software? Who decides the open source stack under WordPress?
0dev.to Linux
React Email Verification Needs Typed States
0dev.to React
Finding US importers and their suppliers from customs records with Python (ImportYeti, no API key)
0dev.to Python
Adding OAuth to a remote MCP server, and five checks that catch the usual bugs
0dev.to Python
Why I Chose 3 Retrieval Gates for a Travel Itinerary Planner — Access Rules
0dev.to Python
I built a crypto research agent in ~150 lines of Python. Here's the code (runs free, no signup)
0dev.to Python